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Summary
We describe a small size low cost 128-256
channels multichannel analyser based on an
SDK85 microcomnuter board using a minimum of
external low cost circuitry. This circuitry
consists only of a quad comparator, three ope-
rational amplifiers and three integrated ana-
log switches and very few discrete components.
The pulse amplitude conversion is carried out
fully by software. This software as well as
that for data acquisition and output functions
is described and results are presented.
In fields like environ mental, biological,
nuclear,medical or educational instrumentation
there is a need for small size, low cost por-
table multichannel analysers. Performances li-
ke 500ps mean deadtime and 256 channels are
more than sufficient for manny applications
where channel resolution and count speed are
limited by the experimental situation. Recen-
tly, systems using microprocessor techniques
have been describedl. However, as the micro-
processor is used mainly for digital data or-
ganization and display, an ADC and a good deal
of analog logic circuitry, such as DMA contro-
lers, storage registers,logic gating systems,
etc. are required. These systems can have a
large number of channels, but their cost is
relatively high. For those applications wherea
smaller number of channels and counting rates
up to a few thousand per second are sufficient
the cost of the multichannel analyser can be
substantially reduced if the ADC's and exter-
nal logic functions are fully carried out by
software and the circuits for the analog func-
tions are reduced to a minimum using standard
low cost components.
Pig.l Analog board connected to the SDK85.
We have developed such a multichannel
analyser built around an SDK85 Intel kit which
uses an 801S microprocessor chip. The general
philosophy of our design can be implemented
with almost any other 8 bit microprocessor,
and improvements can be added if faster micro-
processors are used. The system was built and
tested with 128 channels but can be easily ex-
panded with small software changes to 256 or
even 512 channels. The hardware diagrams are
shown in Fig. 1 and Fig. 2. The SDK85 micro-
computer is shown in Fig. 1 with the analog
signal circuit connected to the I/O ports.
Fig. 2 Analog circuit diagram. Only seven
I.C.'s a transistor, a FET and a few
resistors are used.
Output lines to control the dispaly DAC's and
the six input lines needed to use an optional
external keyboard are not shown. All input-
-output signals of the analog circuit are TTL
compatible so that the board is directly
connected to the SDK85. The analog circuit is
shown in more detail in Fig. 2 and besides the
two ADC's for X-Y output it is the only cir-
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cuitry external to the SDK85.
This circuit is implemented with only six
standard low cost integrated circuits, all ea-
?ig. 3 Main program flowchart.
sily available, one FET and a few resistors.
The integrated circuits are non critical and
and can be replaced by similar CMOS devices
reducing power consumption to a few mW. Block
A is the comparator, B the stretcher, C the
analog gates and D the constant current source.
Block A is built around a single inexpen-
sive LM339 quad comparator. The pull-up output
resistors are connected to the +5V supply so
that TTL compatible outputs are generated.
The increase in rise time due to the the use
of this lower voltage is of no practical con-
sequence and allows direct connection to the
ports. The value of the output capacitance is
such that the delay in the high to low tran-
sition is of the order of the microprocessor
test neriod of that input line in order to
gu?arantee that the microprocessor never misses
the outputs of the two comparators.
The stretcher configuration is a common
one. The values of resistors and CO can be
tailored to suit the shape of the input signal.
However slow,this stretcher is good enough
for most applications. The gating block C was
built with Texas Instruments TL 601 and TL610
integrated linear gates. Its transient and
comuting performances were found to be accura-
te enough. Because of the non availability of
an integrated current source with good tran-
sient performance, an operational amplifier
and a FET were used to linearly discharge the
stretcher capacitor. The use of a double pole
switch S3 reduces transient chargr, transfers
during switching.
Fig. 3 is the flowchart of the main pro-
gram. To be ready to accept pulses the micro-
processor turns on S2 quickly discharging CO.
Afterwards it connects the input signal to
the stretcher and makes a test to Cl output.
If an input signal already exists the program
is reinitialized and the signal is rejected
to avoid conversion errors. If not the micro-
processor tests the output of C1 waiting
until a pulse arrives. Then it waits until
the pulse has decayed and checks for overloa-
ding, testing the output of C2. If at any
moment the signal exceeds the overload level
the pulse is ignored and the program reini-
tialized. Otherwise Sl is turned off, the
hardware interrupt enabled and S3 connects C2
to the linear current source. After this, the
microprocessor executes a number of "no opera-
tion" instructions that depends on the pulse
amplitude, until an interrupt occurs. Then
the digital value of the amplitude of the
pulse is extracted from the content of the
program counter which is proportional to the
discharge time. This technique gives an impro-
vement on the counting speed over conventio-
nal iterative algoritms because jump instruc-
tions are avoided and the "no operation" ins-
truction is faster than the "increment" one.
After the interrupt the cell memory correspon-
ding to that channel number is incremented,
the microprocessor outputs the content and
number of the channel to the X-Y DAC's and it
is ready for a new conversion cycle. If the
live display feature is unnecessary the out-
put instructions can be omitted.
Subroutines for CRT display, plotter,
LED display, channel sellection and printer
were developed and successfully used. A fully
software supported keyboard was equally incor-
porated in the prototype.
The measured differential linearity, for
pulses with risetime about lis was about 1%
and was limited by the stretcher. Average
deadtime was about 2001is. Fiq. 4 shows a
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typical spectrum obtained with a 60Co source.
The counting rate was about 2000 pulses per
second.
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